Hackaday Links: June 8, 2025

June 8, 2025 by Dan Maloney 20 Comments

When purchasing high-end gear, it’s not uncommon for manufacturers to include a little swag in the box. It makes the customer feel a bit better about the amount of money that just left their wallet, and it’s a great way for the manufacturer to build some brand loyalty and perhaps even get their logo out into the public. What’s not expected, though, is for the swag to be the only thing in the box. That’s what a Redditor reported after a recent purchase of an Nvidia GeForce RTX 5090, a GPU that lists for $1,999 but is so in-demand that it’s unobtainium at anything south of $2,600. When the factory-sealed box was opened, the Redditor found it stuffed with two cheap backpacks instead of the card. To add insult to injury, the bags didn’t even sport an Nvidia logo.

The purchase was made at a Micro Center in Santa Clara, California, and an investigation by the store revealed 31 other cards had been similarly tampered with, although no word on what they contained in lieu of the intended hardware. The fact that the boxes were apparently sealed at the factory with authentic anti-tamper tape seems to suggest the substitutions happened very high in the supply chain, possibly even at the end of the assembly line. It’s a little hard to imagine how a factory worker was able to smuggle 32 high-end graphics cards out of the building, so maybe the crime occurred lower down in the supply chain by someone with access to factory seals. Either way, the thief or thieves ended up with almost $100,000 worth of hardware, and with that kind of incentive, this kind of thing will likely happen again. Keep your wits about you when you make a purchase like this.

Continue reading “Hackaday Links: June 8, 2025” →

Soldering, Up Close And Personal

September 14, 2024 by Dan Maloney 13 Comments

A word of warning before watching this very cool video on soldering: it may make you greatly desire what appears to be a very, very expensive microscope. You’ve been warned.

Granted, most people don’t really need to get this up close and personal with their soldering, but as [Robert Feranec] points out, a close look at what’s going on when the solder melts and the flux flows can be a real eye-opener. The video starts with what might be the most esoteric soldering situation — a ball-grid array (BGA) chip. It also happens to be one of the hardest techniques to assess visually, both during reflow and afterward to check the quality of your work. While the microscope [Robert] uses, a Keyence VHX-7000 series digital scope, allows the objective to swivel around and over the subject in multiple axes and keep track of where it is while doing it, it falls short of being the X-ray vision you’d need to see much beyond the outermost rows of balls. But, being able to look in at an angle is a huge benefit, one that allows us a glimpse of the reflow process.

More after the break

Continue reading “Soldering, Up Close And Personal” →

How Those NES DIP Chips Were Reduced To QFNs

November 7, 2022 by Jenny List 26 Comments

The world of console modding leads us to some extremely impressive projects, and a recent one we featured of note was a portable NES produced by [Redherring32]. It was special because the original NES custom DIP chips had been sanded down to something like a surface-mount QFN package. Back when our colleague [Arya] wrote up the project there wasn’t much information, but since then the full details have been put up in a GitHub repository. Perhaps of most interest, it includes a full tutorial for the chip-sanding process.

To take irreplaceable classic chips and sand them down must take some guts, but the premise is a sound enough one. Inside a DIP package is a chip carrier and a web of contact strips that go to the pins, this process simply sands away the epoxy to expose those strips for new contacts. The result can then be reflowed as would happen with any QFN, and used in a new, smaller NES.

Along the way this provides a fascinating insight into DIP construction that most of us never see. If any of you have ever managed to fatigue a pin off a DIP, you’ll also no doubt be thinking how the technique could be used to reattach a conductor.

You can read our original coverage of the project here.

Nifty Chip Adapter Does The Impossible

October 9, 2021 by Jenny List 30 Comments

The semiconductor shortage has curtailed the choices available to designers and caused some inventive solutions to be found, but the one used by [djzc] is probably the most inventive we’ve yet seen. The footprint trap, when a board is designed for one footprint but shortages mean the part is only available in another, has caught out many an engineer this year. In this case an FTDI chip had been designed with a PCB footprint for a QFN package when the only chip to be found was a QFP from a breakout board.

The three boards which make up the adaptor — The three boards which make up the adapter

For those unfamiliar with semiconductor packaging, a QFN and QFP share a very similar epoxy package, but the QFN has its pins on the underside flush with the epoxy and the QFP has them splayed out sideways. A QFP is relatively straightforward to hand-solder so it’s likely we’ll have seen more of them than QFNs on these pages.

There is no chance for a QFP to be soldered directly to a QFN footprint, so what’s to be done? The solution is an extremely inventive one, a two-PCB sandwich bridging the two. A lower PCB is made of thick material and mirrors the QFN footprint above the level of the surrounding components, while the upper one has the QFN on its lower side and a QFP on its upper. When they are joined together they form an inverted top-hat structure with a QFN footprint below and a QFP footprint on top. Difficult to solder in place, but the result is a QFP footprint to which the chip can be attached. We like it, it’s much more elegant than elite dead-bug soldering!

Flip Chips And Sunken Ships: Packaging Trick For Faster, Smaller Semiconductors

April 11, 2019 by Ted Yapo 20 Comments

You may have heard the phrase “flip-chip” before: it’s a broad term referring to several integrated circuit packaging methods, the common thread being that the semiconductor die is flipped upside down so the active surface is closest to the PCB. As opposed to the more traditional method in which the IC is face-up and connected to the packaging with bond wires, this allows for ultimate packaging efficiency and impressive performance gains. We hear a lot about advances in the integrated circuits themselves, but the packages that carry them and the issues they solve — and sometimes create — get less exposure.

Cutaway view of traditional wire-bond BGA package. Image CC-BY-SA 4.0 @TubeTimeUS

Let’s have a look at why semiconductor manufacturers decided to turn things on their head, and see how radioactive solder and ancient Roman shipwrecks fit in.

Continue reading “Flip Chips And Sunken Ships: Packaging Trick For Faster, Smaller Semiconductors” →

Fail Of The Week: When The Epoxy-Coated Chip Is Conductive

November 18, 2018 by Brian Benchoff 50 Comments

Every once in a while, you’ll find some weirdness that will send your head spinning. Most of the time you’ll chalk it up to a bad solder joint, some bad code, or just your own failings. This time it’s different. This is a story of weirdness that’s due entirely to a pin that shouldn’t be there. This is a package for an integrated circuit that has a pin zero.

The story begins with [Erich] building a few development boards for the Freescale Kinetis K20 FPGA. This is a USB-enabled microcontroller, and by all accounts, a worthwhile effort. So far, so good. The problem with the prototype boards was soon apparent. On some of the boards, the external 32 kHz oscillator was not starting. Resoldering the oscillator or microcontroller sometimes solved the problem, but not always. This is troubling, because that means the issue isn’t code, and it’s not the PCB. This is going to take a deep dive and a good inspection microscope.

One of [Erich]’s friends, [Christian B] somehow found the problem. When the Freescale K40 is manufactured, the die is carefully laid in a chip carrier and coated with epoxy, putting it in a small QFN package. The problem is, there’s an extra connection sticking out of one corner of this chip. This is just an artifact of the chip carrier, but if you leave exposed metal connected to ground, something is eventually going to go wrong.

The best guess [Erich] has is that this additional connection is from the manufacturing and packaging process, with the exposed metal pad in this application being bridged to an adjacent pad. Now, if there’s one failure to [Erich]’s design, it’s that the trace comes out of the pin on the adjacent pad at 90 degrees; this isn’t a best practice, but most of the time you can get away with it. This time, though, somebody got burned.

We don’t know how [Christian] ever found this issue. When you look at a tiny QFN package, you don’t expect there to be an extra pin attached to ground that can be easily bridged with a bit of solder paste. It’s either a lot of luck or skill to find this problem, but it’s a great example of the weird things you have to look out for.

Fail Of The Week: Marginally Documented Pad Shorts To Maskless PCB

October 13, 2015 by Rud Merriam 33 Comments

[Erich Styger] was bit by a nasty gotcha when soldering a QFN surface mount chip. The problem rears its ugly head when combining a chip possessing a padless conductor and a PCB without a solder mask. As you can see in the image above, there is a conductor exiting the side of the plastic QFN, but there is no pad associated with it. For this reason, you won’t see the conductor documented in the datasheet as a pin. It is documented in the mechanical drawing of the package, without any explicit reference to its existence. This is the Jason Bourne of package quirks.

The PCB layout just happens to have a trace exiting right under this conductor. The two aren’t touching, but without solder mask, a bit of melted metal was able to mind the gap and connect the two conductors. [Eric] notes that although the non-pad isn’t documented, it’s easy to prove that it is connected to ground and was effectively pulling down the signal on that trace.

In a recent article on Hackaday I talked about “dangling pointers” and the challenge when interrupts expose the bug. [Erich’s] covered a ton of posts about embedded software. I was doing some poking around and was delighted to find that he covered the same concept and a solution for it using a program called cppcheck.